Introduction:
For realizing single chip or chip set Modems it is important to realize modulators, demodulators, symbol synchronizers and other interface circuits in all-digital form. This calls for obtaining new configurations for these circuits based on processing of the various signals, as far as possible, digitally. Of the many modulation schemes used, DPSK is an important scheme used in many Modems. Several configurations, leading to all-digital realizations, have been suggested for various parts of the DPSK Modem [l, 21. Mathematical analysis to obtain bit error rates (BER) of many of these schemes leads to complicated mathematical expressions of limited validity [3, 4] .
In this context computer simulation of the Modems becomes very attractive. This technique may be used to study the Modem and obtain the BER performance, synchronizer performance and effects of synchronizer on BER of the Modem etc. The simulation also may be used to verify the mathematical analysis of the Modem circuits.
In this paper simulation of all-digital DPSK Modem and synchronizers and the the results thereof, are presented. It is shown that such a simulation simplifies selection of appropriate schemes for realization of Modem circuitry.
2. Modular program for simulation of DPSK Modems: Fig. 1 shows the block schematic of the DPSK Modem used for simulation. Here, the modulator, various'filters, demodulator, synchronizer are realized using only digital circuits [l] . Moreover, data generation, noise generation, error analysis etc. are also to be realized by the simulation program. Number of bits used for simulation at each SNR: 10, OOO
The program is modular following the classical top-down approach. It is flexible enough to introduce other modulation, demodulation and synchronizer schemes into the sirnulation program. Fig. 2 shows the hierarchy chart of the program.
The program, written in FORTRAN 77, functions as follows: All activities of the Modem are considered to take place at discrete time instants n.ts, where n is a running integer and ts is the sampling time, with f, = -, 1 as the sampling frequency. fs is also t S referred to as the master clock frequency. This is the frequency with which all other waveforms are derived in the Modem. The system simulation takes place at each clock pulse of this master clock. One transversal through the main program corresponds to one clock tick of the master clock. Each data bit processed through the simulation program requires a large number of this master clock ticks (128 ticks for the conditions given above). At the end of the program execution, the main program prints various quantities of interest, in a suitable format.
Passage of 10, OOO data bits through the program to simulate the Modem at a given signal to noise ratio (SNR) is considered an optimum value. A smaller number of data bits will not yield reliable performance data and a larger number of data bits requires an excessive computation time. 
Program modules
The various modules in fig. 2 are described in this section.
3.1.The main routine
This routine consists of initialization of various program modules followed by a sequence of subroutine calls to the appropriate modules. The pseudo-code of the main routine is given below: This signal is generated by modulating a square wave at the carrier frequency and filtering it later by a transversal filter.
3.3: Receive Filter:
The S N R at the input of the demodulato; is defined by the bandpass characteristics of the receive band-pass filter (BPF) and the inter-symbol-interference (ISI) is also controlled by it. Ideally, the receive BPF is assumed to be centred around the camer frequency and to have a band width equal to the data bit rate with infinite amplitude fall-offs at the band edges. This filter can be approximately implemented and simulated by different methods.
A transversal filter scheme is followed in this paper. Fig. 3 shows the BPF characteristics required. Sin (x.fb.t) h(t) = 2.fb. COS (2X.fc.t).
1F.fb.t be written in time domain as the following convolution integral: r(t) = Jh(7). s(t -7) d7, for discretized time this becomes:
This can be approximately implemented as a transversal filter, shown in fig. 4 . This implementation, which calls for calculation of filter coefficients h(p.ts) and evaluation of (6) is used in the Modem simulation. The closeness of the simulated filter to the ideal is determined by the number of taps used for the delay line. 128 taps are used in the simulation, which was found to be sufficient to simulate the ideal filter without unduly increasing the simulation time.
3.4: DPSK demodulator and Synchronizer:
DPSK demodulators used for simulation are described in [ 11, while synchronizers used are described in [6] . Various combinations of the modulator, demodulator and synchronizer are simulated to test their relative performance.
3.5: Error analyzer and Statistics collector:
This module counts the error occuring while the data bits are passed through the Modem. It compares the transmitted data with the received data on a bit-by-bit basis, by introducing the necessary delay to the transmitted data to take into account the demodulator delay.
At the end of the data run for any S N R , the statistics collector computes the symbol clock jitter, its probability density function (PDF) etc.
Simulation results:
The simulation program was run for values of S N R from -4 to 6 dB in steps of 2 dB. For control purposes, the program is also run for the ideal DPSK demodulator with ideal synchronization. Results of the simulation are shown in fig. 5 . 
Conclusions:
Computer simulation is a powerful technique to analyze complex circuitry used in Modems. In situations like the all-digital approach, mathematical analysis of the system is so complex that the simulation is about the only reasonable technique to analyze the system.
